Design codes
file.v is the design code in verilog language . file_tb.v / file_test.v is the test bench for design code in verilog language.
Repository navigation
forked from karanankit01/DSDP
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
| Name | Name | Last commit date | ||
|---|---|---|---|---|